The BondMachine Toolkit Enabling Machine Learning on FPGA

Mirko Mariotti

Department of Physics and Geology - University of Perugia INFN Perugia

International Symposium on Grids & Clouds 2019 (ISGC 2019) April 5, 2019 Academia Sinica - Taipei (TW)







Introduction

The BondMachine Toolkit: Enabling Machine Learning on FPGA

In this presentation i will talk about:

- Technological background of the project.
- The BondMachine Project: architecture and tools.
- BondMachine for Machine Learning.
- Building accelerators and their use on the Cloud.
- Conclusion.



What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
- logic blocks, and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".




Logic blocks can be configured to perform complex combinational functions.





What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
 - FPGAs contain an array of programmable
- logic blocks, and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".



Logic blocks can be configured to perform complex combinational functions.







What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
 - FPGAs contain an array of programmable logic blocks, and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".











What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
- FPGAs contain an array of programmable logic blocks, and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".



Logic blocks can be configured to perform complex combinational functions.





Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores
 - Parallelism has to be addressed
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores
 - Parallelism has to be addressed
- Heterogeneous, different types of processing units
 - Cell, GPU, Parallela, TPU
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed
- Heterogeneous, different types of processing units
 - Cell, GPU, Parallela, TPU
 - The power is given by the specialization
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units
 - Cell, GPU, Parallela, TPU
 - The power is given by the specialization
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



The idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.

BM architecture Lave

FPGA

Concurrency and Specialization



The idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.

BM architecture Layer

FPGA

Concurrency and Specialization



The idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.

FPGA Concurrency and Specialization



The idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.

FPGA Concurrency and Specialization



The idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.

FPGA Concurrency and Specialization

- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores
- May have some elements shared among cores (for example channels and shared memories).



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores
- May have some elements shared among cores (for example channels and shared memories).



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores
- May have some elements shared among cores (for example channels and shared memories).




- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



An example





The computational unit of the BM

- Some general purpose registers of size Rsize
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available
- Dedicated ROM and RAM.
- There possible operating modes.



The computational unit of the BM

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- There possible operating modes.



- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- There possible operating modes.



Connecting Processor (CP) The computational unit of the RM

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- There possible operating modes.



- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- There possible operating modes.



Connecting Processor (CP) The computational unit of the BM

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- There possible operating modes.



Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Four kind of SO have been developed so far: the Channel, the Shared Memory, the Barrier and a Pseudo Random Numbers Generator.



Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Four kind of SO have been developed so far: the Channel, the Shared Memory, the Barrier and a Pseudo Random Numbers Generator.



Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Four kind of SO have been developed so far: the Channel, the Shared Memory, the Barrier and a Pseudo Random Numbers Generator.



Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Four kind of SO have been developed so far: the Channel, the Shared Memory, the Barrier and a Pseudo Random Numbers Generator.



Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Four kind of SO have been developed so far: the Channel, the Shared Memory, the Barrier and a Pseudo Random Numbers Generator.



Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Four kind of SO have been developed so far: the Channel, the Shared Memory, the Barrier and a Pseudo Random Numbers Generator.



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's RTL code Simulation Framework



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP

BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's RTL code Simulation Framework



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP

BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's RTL code

Simulation Framework



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP

BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's RTL code

Simulation Framework



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical xpressions to BM DOOLDOILG

Map boolean systems to BM

Matrixwork

Basic matrix computation

Evolutive BM

Evolutionary computing to BM

Neuralbond

Map neural networks to BM tf2bm & nnef2bm

Map computational graphs to BM



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM Doorbond

Map boolean systems to BM

Matrixwork

Basic matrix computation

Evolutive BM

Evolutionary computing to BM

Neuralbond

Map neural networks to BM tf2bm & nnef2bm

Map computationa graphs to BM



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM Boolbond

Map boolean systems to BM



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM Boolbond

Map boolean systems to BM

Matrixwork

Basic matrix computation



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM Boolbond

Map boolean systems to BM

Matrixwork

Basic matrix computation

Evolutive BM

Evolutionary computing to BM



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM Boolbond

Map boolean systems to BM

Matrixwork

Basic matrix computation

Evolutive BM

Evolutionary computing to BM Neuralbond

Map neural networks to BM



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM Boolbond

Map boolean systems to BM

Matrixwork

Basic matrix computation

Evolutive BM

Evolutionary computing to BM Neuralbond

Map neural networks to BM

tf2bm & nnef2bm

Map computational graphs to BM



The major innovation of the BondMachine Project is its compiler.

Bondgo is the name chosen for the compiler developed for the BondMachine.

The compiler source language is Go as the name suggest.







Bondgo does something different from standard compilers \dots

high level GO source
























































... bondgo may not only create the binaries, but also the CP architecture, and ...



 \dots it can do even much more interesting things when compiling concurrent programs.




... it can do even much more interesting things when compiling concurrent programs.

high level GO source




... it can do even much more interesting things when compiling concurrent programs.






... it can do even much more interesting things when compiling concurrent programs.






... it can do even much more interesting things when compiling concurrent programs.






... it can do even much more interesting things when compiling concurrent programs.






... it can do even much more interesting things when compiling concurrent programs.





A multi-core example





Compiling Architectures

One of the most important result

The architecture creation is a part of the compilation process.



Machine Learning with BondMachine

Architectures with multiple interconnected processors like the ones produced by the BondMachine Toolkit are a perfect fit for Neural Networks and Computational Graphs.

Several ways to map this structures to BondMachine has been developed:

- A native Neural Network library
- A Tensorflow to BondMachine translator
- An NNEF based BondMachine composer



Machine Learning with BondMachine

Architectures with multiple interconnected processors like the ones produced by the BondMachine Toolkit are a perfect fit for Neural Networks and Computational Graphs.

Several ways to map this structures to BondMachine has been developed:

- A native Neural Network library
- A Tensorflow to BondMachine translator
- An NNEF based BondMachine composer



Machine Learning with BondMachine

Native Neural Network library

The tool neuralbond allow the creation of BM-based neural chips from an API go interface.


- Neurons are converted to BondMachine connecting processors.
- Tensors are mapped to CP connections.



TensorFlow TM to Bondmachine tf2bm

TensorFlow $^{\text{TM}}$ is an open source software library for numerical computation using data flow graphs.

Graphs can be converted to BondMachines with the tf2bm tool.





Machine Learning with BondMachine NNEF Composer

Neural Network Exchange Format (NNEF) is a standard from Khronos Group to enable the easy transfer of trained networks among frameworks, inference engines and devices

The NNEF BM tool approach is to descent NNEF models and build BondMachine multi-core accordingly

This approch has several advandages over the previous:

- It is not limited to a single framework
- NNEF is a textual file, so no complex operations are needed to read models



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected Bond Machines



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called etherbond and one using UDP called udpbond have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.



The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called etherbond and one using UDP called udpbond have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.




The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called etherbond and one using UDP called udpbond have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.



A distributed example





Results

Results

■ User can deploy an entire HW/SW cluster starting from code written in a high level description (Go, NNEF, etc)

■ Workstation with emulated BondMachines, workstation with etherbond drivers, standalone BondMachines (FPGA) may join these clusters.



Results

Results

■ User can deploy an entire HW/SW cluster starting from code written in a high level description (Go, NNEF, etc)

■ Workstation with emulated BondMachines, workstation with etherbond drivers, standalone BondMachines (FPGA) may join these clusters.



Use cases

Two use cases in Physics experiments are currently being developed:

- Real time pulse shape analysis in neutron detectors
 - bringing the intelligence to the edge
- Test beam for space experiments (DAMPE, HERD)
 - increasing testbed operations efficiency

Computing Accelerator

Our effort is now in enabling the possibility of building computing accelerators to be used from within standard (Linux) applications.

Use cases

Two use cases in Physics experiments are currently being developed:

- Real time pulse shape analysis in neutron detectors
 - bringing the intelligence to the edge
- Test beam for space experiments (DAMPE, HERD)
 - increasing testbed operations efficiency

Computing Accelerator

Our effort is now in enabling the possibility of building computing accelerators to be used from within standard (Linux) applications.


Accelerators Types


We are currently working to enable the use the BM as accelerator in two directions:


- Using standard processor/FPGA hybrid chips
 - Zynq, Cyclone V


- Using PCI-express FPGA evaluation boards
 - Kintek 7 Evaluation board


























Hardware

Digilent Zedboard



Zynq-7000 SoC XC7Z020 512 MB DDR3 Up to 667 MHz

Hybrid chips

Xilinx ZC702



 $\begin{array}{c} \rm Zynq\text{-}7000~SoC~XC7Z020\\ 1\rm GB~DDR3\\ 85\rm k~cells \text{-}~220~DSP~slices \end{array}$

Terasic DE10Nano



Intel Cyclone V 1GB DDR3 SDRAM 110K LEs

PCI-Express board

Xilinx KC705



Kintex-7 FPGAs 1GB DDR3 SODIM 326k cells - 840 DSP slices



Cloud

FPGA accelerators can be used in the cloud:

- Several public cloud providers offers solution of VM connected to FPGAs (Amazon, Nimbix)
- FPGAs can be inserted in private clouds infrastructures

To be used a firmware has to be uploaded to the accelerated VM FPGA

The BondMachine toolkit can be used to build such firmware



Cloud

FPGA accelerators can be used in the cloud:

- Several public cloud providers offers solution of VM connected to FPGAs (Amazon, Nimbix)
- FPGAs can be inserted in private clouds infrastructures

To be used a firmware has to be uploaded to the accelerated VM FPGA

The BondMachine toolkit can be used to build such firmware



Accelerators

Cloud


FPGA accelerators can be used in the cloud:

- Several public cloud providers offers solution of VM connected to FPGAs (Amazon, Nimbix)
- FPGAs can be inserted in private clouds infrastructures


To be used a firmware has to be uploaded to the accelerated VM FPGA

The BondMachine toolkit can be used to build such firmware




































Project History







- May 2016 First tests on the idea.
- October 2016 Prototype at "Makerfaire 2016 Rome"
- Jul 2018 InnovateFPGA EMEA Silver Award.
- Aug 2018 Presented at Intel Campus, Santa Jose (CA) .
- Aug 2018 InnovateFPGA Iron Award in the Grand Final.









Conclusions

The BondMachine is a new kind of computing device made possible in practice only by the emerging of new re-programmable hardware technologies such as FPGA.

The result of this process is the construction of a computer architecture that is not anymore a static constraint where computing occurs but its creation becomes a part of the computing process, gaining computing power and flexibility.

Over this abstraction is it possible to create a full computing Ecosystem, ranging from small interconnected IoT devices to Machine Learning accelerators.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.
- Work on BondMachine as accelerators



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares
- Work on BondMachine as accelerators



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares
- Work on BondMachine as accelerators



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.
- Work on BondMachine as accelerators.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.
- Work on BondMachine as accelerators.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.
- Work on BondMachine as accelerators.





If you have question/curiosity on the project:

Mirko Mariotti mirko.mariotti@unipg.it http://bondmachine.fisica.unipg.it